

FUZHUO

FQD5N50

500V N-Channel MOSFET.


General Description

This Power MOSFET is produced by OC using its own advanced planar stripe DMOS technology. This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switched mode power supplies, active power factor correction based on half bridge topology.


Features

- 5A, 500V, $R_{DS(on)} = 1.41 \Omega @ V_{GS} = 10 V$
- Low gate charge (typical 13 nC)
- Low Crss (typical 1.4 pF)
- Fast switching
- 100% avalanche tested
- Improved dv/dt capability

TO-252 Package



1. Gate 2. Drain 3. Source



| Symbol | Parameter | Value | Units |
|----------------|---|-------------|-------|
| V_{DSS} | Drain-Source Voltage | 500 | V |
| I_D | Drain Current - Continuous (TC= 25°C) | 5 | A |
| | - Continuous (TC= 100°C) | 2.6* | A |
| I_{DM} | Drain Current - Pulsed (Note 1) | 20* | A |
| V_{GSS} | Gate-Source Voltage | ± 30 | V |
| E_{AS} | Single Pulsed Avalanche Energy (Note 2) | 167 | mJ |
| I_{AR} | Avalanche Current (Note 1) | 5 | A |
| E_{AR} | Repetitive Avalanche Energy (Note 1) | 10.6 | mJ |
| dv/dt | Peak Diode Recovery dv/dt (Note 3) | 5 | V/ns |
| P_D | Power Dissipation (TC = 25°C) | 24.5 | W |
| | - Derate above 25°C | 0.2 | W/°C |
| T_j, T_{stg} | Operating and Storage Temperature Range | -55 to +150 | °C |
| T_L | Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds | 300 | °C |

* Drain current limited by maximum junction temperature

Thermal Characteristics

| Symbol | Parameter | Value | Units |
|-----------------|---|-------|-------|
| $R_{\theta JC}$ | Thermal Resistance, Junction-to-Case | 4.22 | °C/W |
| $R_{\theta JS}$ | Thermal Resistance, Case-to-Sink Typ. | -- | °C/W |
| $R_{\theta JA}$ | Thermal Resistance, Junction-to-Ambient | 48.4 | °C/W |

Electrical Characteristics TC = 25°C unless otherwise noted

| Symbol | Parameter | Test Conditions | Min | Typ | Max | Units |
|--|---|--|-----|------|------|---------------|
| Off Characteristics | | | | | | |
| V_{DSS} | Drain-Source Breakdown Voltage | $V_{GS} = 0\text{ V}, I_D = 250\ \mu\text{A}$ | 500 | | | V |
| $\frac{\Delta V_{DSS}}{\Delta T_J}$ | Breakdown Voltage Temperature Coefficient | $I_D = 250\ \mu\text{A}$, Referenced to 25°C | | 0.49 | | V/°C |
| I_{DSS} | Zero Gate Voltage Drain Current | $V_{DS} = 500\text{ V}, V_{GS} = 0\text{ V}$ | | | 1 | μA |
| | | $V_{DS} = 400\text{ V}, TC = 125^\circ\text{C}$ | | | 10 | μA |
| I_{GSSF} | Gate-Body Leakage Current, Forward | $V_{GS} = 30\text{ V}, V_{DS} = 0\text{ V}$ | | | 100 | nA |
| I_{GSSR} | Gate-Body Leakage Current, Reverse | $V_{GS} = -30\text{ V}, V_{DS} = 0\text{ V}$ | | | -100 | nA |
| On Characteristics | | | | | | |
| $V_{GS(TH)}$ | Gate Threshold voltage | $V_{DS}=V_{GS}, I_D = 250\ \mu\text{A}$ | 2.0 | | 4.0 | V |
| $R_{DS(On)}$ | Drain-Source on-state resistance | $V_{GS}=10\text{ V}, I_D = 2.5\text{ A}, T_J = 25^\circ\text{C}$ | | 1.41 | 1.50 | Ω |
| g_{FS} | Forward Transconductance | $V_{DS} = 40\text{ V}, I_D = 2.5\text{ A}$ (Note 4) | | 2.90 | | S |
| Dynamic Characteristics | | | | | | |
| C_{iss} | Input capacitance | $V_{DS} = 25\text{ V}, V_{GS} = 0\text{ V}, f = 1.0\text{ MHz}$ | | 415 | | pF |
| C_{oss} | Output capacitance | | | 58 | | pF |
| C_{rss} | Reverse transfer capacitance | | | 1.4 | | pF |
| Switching Characteristics | | | | | | |
| $t_{d(on)}$ | Turn On Delay Time | $V_{DD} = 250\text{ V}, I_D = 5\text{ A}, R_G = 25\ \Omega$ (Note 4, 5) | | 7 | | ns |
| t_r | Rising Time | | | 22 | | ns |
| $t_{d(off)}$ | Turn Off Delay Time | | | 15 | | ns |
| t_f | Fall Time | | | 23 | | ns |
| Q_g | Total Gate Charge | $V_{DS} = 400\text{ V}, I_D = 5\text{ A}, V_{GS} = 10\text{ V}$ (Note 4, 5) | | 13 | | nC |
| Q_{gs} | Gate-Source Charge | | | 4.9 | | nC |
| Q_{gd} | Gate-Drain Charge | | | 2.3 | | nC |
| Drain-Source Diode Characteristics and Maximum Ratings | | | | | | |
| I_S | Maximum Continuous Drain-Source Diode Forward Current | | | | 5 | A |
| I_{SM} | Maximum Pulsed Drain-Source Diode Forward Current | | | | 20 | A |
| V_{SD} | Diode Forward Voltage | $V_{GS} = 0\text{ V}, I_S = 5\text{ A}$ | | | 1.2 | V |
| t_{rr} | Reverse Recovery Time | $V_{GS} = 0\text{ V}, I_S = 5\text{ A}, di_F / dt = 100\text{ A}/\mu\text{s}$ (Note 4) | | 289 | | ns |
| Q_{rr} | Reverse Recovery Charge | | | 1.2 | | μC |
| Notes: | | | | | | |
| 1. Repetitive Rating : Pulse width limited by maximum junction temperature | | | | | | |
| 2. $L = 10.6\text{ mH}, I_{AS} = 5\text{ A}, V_{DD} = 50\text{ V}, R_G = 25\ \Omega$, Starting $T_J = 25^\circ\text{C}$ | | | | | | |
| 3. $I_{SD} \leq 5\text{ A}, di/dt \leq 200\text{ A}/\mu\text{s}, V_{DD} \leq BVDSS$, Starting $T_J = 25^\circ\text{C}$ | | | | | | |
| 4. Pulse Test : Pulse width $\leq 300\ \mu\text{s}$, Duty cycle $\leq 2\%$ | | | | | | |
| 5. Essentially independent of operating temperature | | | | | | |

Typical Characteristics




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation with Source Current and Temperature




Figure 5. Capacitance Characteristics




Figure 6. Gate Charge Characteristics

Typical Characteristics (Continued)




Figure 7. Breakdown Voltage Variation vs Temperature




Figure 8. On-Resistance Variation vs Temperature




Figure 9. Maximum Safe Operating Area




Figure 10. Maximum Drain Current vs Case Temperature








Figure 11. Transient Thermal Response Curve



Gate Charge Test Circuit & Waveform



Resistive Switching Test Circuit & Waveforms



Unclamped Inductive Switching Test Circuit & Waveforms



Peak Diode Recovery dv/dt Test Circuit & Waveforms

